

Your search matched **341** of **1097671** documents.

A maximum of **500** results are displayed, **50** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 **Parallel genetic algorithm for optimizing run-time reconfigurable circuits**

Frohlich, H.; Kosir, A.; Zajc, B.;

Electrotechnical Conference, 2000. MELECON 2000. 10th Mediterranean , Volume:

1 , 29-31 May 2000

Pages:37 - 40 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(336 KB\)\]](#) IEEE CNF

2 **Configuration code generation and optimizations for heterogeneous reconfigurable DSPs**

Suet-Fei Li; Wan, M.; Rabaey, J.;

Signal Processing Systems, 1999. SiPS 99. 1999 IEEE Workshop on , 20-22 Oct.

1999

Pages:169 - 180

[\[Abstract\]](#) [\[PDF Full-Text \(616 KB\)\]](#) IEEE CNF

3 **Optimized reconfigurable cell array architecture for high-performance field programmable gate arrays**

Britton, B.K.; Hill, D.D.; Oswald, W.; Nam-Sung Woo; Singh, S.;

Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993 , 9-12

May 1993

Pages:7.2.1 - 7.2.5

[\[Abstract\]](#) [\[PDF Full-Text \(412 KB\)\]](#) IEEE CNF

4 **Distribution network reconfiguration: single loop optimization**

Ji-Yuan Fan; Lan Zhang; McDonald, J.D.;

Power Systems, IEEE Transactions on , Volume: 11 , Issue: 3 , Aug. 1996

Pages:1643 - 1647

[\[Abstract\]](#) [\[PDF Full-Text \(416 KB\)\]](#) IEEE JNL

5 **Cameron: high level language compilation for reconfigurable systems**

Hammes, J.; Rinker, B.; Bohm, W.; Najjar, W.; Draper, B.; Beveridge, R.;

Parallel Architectures and Compilation Techniques, 1999. Proceedings. 1999

International Conference on , 12-16 Oct. 1999

Pages:236 - 244

11-24-2000

h e e e g e c h e c h e

e c e

e e c e

10/072776

[\[Abstract\]](#) [\[PDF Full-Text \(112 KB\)\]](#) IEEE CNF

6 Dynamic circuit generation for Boolean satisfiability in an object-oriented design environment

Mencer, O.; Plazner, M.;

System Sciences, 1999. HICSS-32. Proceedings of the 32nd Annual Hawaii International Conference on , Volume: Track3 , 5-8 Jan. 1999

Pages:8 pp.

[\[Abstract\]](#) [\[PDF Full-Text \(188 KB\)\]](#) IEEE CNF

7 On-line optimizing networks for reconfigurable control

Chandler, P.; Mears, M.; Pachter, M.;

Decision and Control, 1993., Proceedings of the 32nd IEEE Conference on , 15-17 Dec. 1993

Pages:2272 - 2277 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(344](#)


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide



THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used **optimize configurable processor**

Found 27,154 of 147,060

Sort results by


[Save results to a Binder](#)
[Try an Advanced Search](#)
[Try this search in The ACM Guide](#)

Display results


[Search Tips](#)
☐ Open results in a new window

Results 1 - 20 of 200

 Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

 Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Reconfigurable computing: architectures and applications: Application-specific instruction generation for configurable processor architectures](#)

Jason Cong, Yiping Fan, Guoling Han, Zhiru Zhang

 February 2004 **Proceeding of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays**

 Full text available: [pdf\(253.53 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Designing an application-specific embedded system in nanometer technologies has become more difficult than ever due to the rapid increase in design complexity and manufacturing cost. Efficiency and flexibility must be carefully balanced to meet different application requirements. The recently emerged configurable and extensible processor architectures offer a favorable tradeoff between efficiency and flexibility, and a promising way to minimize certain important metrics (e.g., execution time, co ...

Keywords: ASIP, binate covering, compilation, configurable processor, technology mapping

2 [Novel ideas: Performance characterization of a hardware mechanism for dynamic optimization](#)

Brian Fahs, Satarupa Bose, Matthew Crum, Brian Slechta, Francesco Spadini, Tony Tung, Sanjay J. Patel, Steven S. Lumetta

 December 2001 **Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture**

 Full text available: [pdf\(1.31 MB\)](#) [Publisher Site](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

We evaluate the rePLay microarchitecture as a means for reducing application execution time by facilitating dynamic optimization. The framework contains a programmable optimization engine coupled with a hardware-based recovery mechanism. The optimization engine enables the dynamic optimizer to run concurrently with program execution. The recovery mechanism enables the optimizer to make speculative optimizations without requiring recovery code. We demonstrate that a rePLay configuration performing ...

3 [System-level design methodology: A cosynthesis algorithm for application specific processors with heterogeneous datapaths](#)

Yuichiro Miyaoka, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki

 January 2004 **Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair 2004**

Full text available:  [pdf\(203.20 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#)

This paper proposes a hardware/software cosynthesis algorithm for processors with heterogeneous registers. Given a CDFG corresponding to an application program and a timing constraint, the algorithm generates a processor configuration minimizing area of the processor and an assembly code on the processor. First, the algorithm configures a datapath which can execute several DFG nodes with data dependency at one cycle. The datapath can execute the application program at the least number of cycles. ...

4 How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level

Francky Catthoor, Nikil D. Dutt, Christoforos E. Kozyrakis

January 2000 **Proceedings of the conference on Design, automation and test in Europe**

Full text available:  [pdf\(92.68 KB\)](#)  Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)
[Publisher Site](#)

5 Performance of database workloads on shared-memory systems with out-of-order processors

Parthasarathy Ranganathan, Kourosh Gharachorloo, Sarita V. Adve, Luiz André Barroso

October 1998 **Proceedings of the eighth international conference on Architectural support for programming languages and operating systems**, Volume 33 , 32
 Issue 11 , 5

Full text available:  [pdf\(1.62 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Database applications such as online transaction processing (OLTP) and decision support systems (DSS) constitute the largest and fastest-growing segment of the market for multiprocessor servers. However, most current system designs have been optimized to perform well on scientific and engineering workloads. Given the radically different